Multiple Choice Questions on 8086 Microprocessor

1. A microprocessor is a	chip integrating	all the functions of a	CPU of a computer.
A. multiple	B. single	C. double	D. triple
ANSWER: B	C		1
2. Microprocessor is a/an	circuit that fund	ctions as the CPU of th	ne compute
		C. integrating	
ANSWER: A			
3. Microprocessor is the	of the computer a	and it perform all the c	omputational tasks
		C. important	
ANSWER: B		1	1
4. The purpose of the microp	rocessor is to control		
4. The purpose of the microp A. memory	B. switches	C. processing	D. tasks
ANSWER: A		5 1	
5. The first digital electronic	computer was built in	the year	
A. 1950	-	C. 1940	D. 1930
ANSWER: C	2.1700	0.15.0	2.1900
6. In 1960's texas institute in	vented		
A. integrated circuits	B. microproc	cessor C. vacuum t	tubes D. transistors
ANSWER: A			
7. The intel 8086 microproce	ssor is a pro	ocessor	
A. 8 bit	B. 16 bit	C. 32 bit	D. 4 bit
ANSWER: B			_, _,
8. The microprocessor can re	ad/write 16 bit data fr	om or to	
A. memory	B. I/O device	C. processor	D. register
ANSWER: A		1	
9. In 8086 microprocessor, t	he address bus is	bit wide	
A. 12 bit B. 10		bit D. 2	0 bit
ANSWER: D			
10. The work of EU is			
A. encoding	B. decoding	C. processing	D. calculations
ANSWER: B		1 6	
11. The 16 bit flag of 8086 m	nicroprocessor is respo	onsible to indicate	
		n B. the condi	
C. the result of additi			t of subtraction
ANSWER: A			
12. The CF is known as			
A. carry flag	B. condition flag	C. common flag	D. single flag
.ANSWER: A	C	C	
13. The SF is called as			
	B. sign flag	C. single flag	D. condition flag
ANSWER: B			9
14. The OF is called as			
14. The OF is called as A. overflow flag	B. overdue flag	C. one flag	D. over flag

15. The IF is called as			
A. initial flag	B. indicate flag	C. interrupt flag	D. inter flag
ANSWER: C			
16. The register AX is formed	d by grouping		
A. AH & AL	B. BH & BL	C. CH & CL	D. DH & DL
ANSWER: A			
17. The SP is indicated by			
	B. stack pointer	C. source pointer	D. destination pointer
ANSWER: B	•		
18. The BP is indicated by			
A. base pointer	B. binary pointer	C. bit pointer	D. digital pointer
ANSWER: A	• 1		
19. The SS is called as			
A. single stack	B. stack segment	C. sequence stack	.D. random stack
ANSWER: B	8	1	
20. The index register are use	d to hold		
A. memory register		C. segment memory	D. offset memory
ANSWER: A	2. 01150. 4001055	ev segment intensity	2. onset memory
21. The BIU contains FIFO re	egister of size	bytes	
A. 8		C. 4	D. 12
ANSWER: B	2.0		5.12
22. The BIU prefetches the in	struction from memory	v and store them in	
	B. register		D. stack
ANSWER: A	D. register	C. memory	D. Stuck
23. The 1 MB byte of memory	y can be divided into	segment	
A. 1 Kbyte	B. 64 Kbyte	C. 33 Kbyte	D 34 Khyte
ANSWER: B	D. or Royte	C. 33 Hoyte	D. 5 / Rojec
24. The DS is called as			
		C. divide segment	D decode segment
ANSWER: A	D. digital segment	c. divide segment	D. decode segment
25. The CS register stores ins	etruction	in code segment	
A. stream		C. codes	D. stream line
ANSWER: C	D. patii	C. coucs	D. stream mic
26. The IP is bits in length			
A. 8 bits	B. 4 bits	C. 16 bits	D. 32 bits
ANSWER: C	D. 4 Olts	C. 10 bits	D. 32 oits
27. The push source copies a	word from course to		
A. stack		C. register	D. destination
A. stack ANSWER: A	B. memory	C. legister	D. destination
	anda fuana na ana ana	to maniatan and	
28. LDs copies to consecutive A. ES	B. DS	C. SS	D. CS
	D. DS	C. SS	D. CS
ANSWER: B	4-41	-4: 1	
29. INC destination increments the content of destination by			
A. 1	B. 2	C. 30	D. 41
ANSWER: A			

30. IMUL source is a signed				
A. multiplication		C. subtraction	D. division	
ANSWER: A				
31destination inv	verts each bit of destina	ntion		
A. NOT	B. NOR	C. AND	D. OR	
ANSWER: A				
32. The JS is called as				
A. jump the signed bi	 t	B. jump single bit		
C. jump simple bit	•	D. jump signal it		
ANSWER: A		2. jump signar it		
33. Instruction providing both	segment base and offs	set address are called		
	.B. far type	C. low type	D. high type	
ANSWER: B	.b. far type	C. low type	D. High type	
	estruction encoify	for branching		
34. The conditional branch in A. conditions	B. instruction	C addrage	D mamaur	
	b. msu ucuon	C. address	D. memory	
ANSWER: A	. 1 4 4	· C' 1 11/1 · · ·		
35. The microprocessor determined to the microprocessor determined	mines whether the spec	cified condition exists of	or not by testing the	
	D conditional floor	C samman flag	D sion floo	
•	B. conditional flag	C. common mag	D. sign flag	
ANSWER: B	C			
36. The LES copies to words			D DG	
A. DS	B. CS	C. ES	D. DS	
ANSWER: C				
37. The translates	-			
A. XLAT	B. XCHNG	C. POP	D. PUSH	
ANSWER: A				
38. Thecontains an	offset instead of actual	address		
A. SP	B. IP	C. ES	D. SS	
ANSWER: B				
39. The 8086 fetches instructi	ion one after another fi	romof me	emory	
A. code segment	B. IP	C. ES	D. SS	
ANSWER: A				
40. The BIU contains FIFO register of size 6 bytes called				
A. queue	B. stack	C. segment	D. register	
ANSWER: A		O	C	
	ired to synchronize the	internal operands in th	e processor CLK	
Signal		• F	F	
A. UR Signal	B. Vcc	C. AIE	D. Ground	
ANSWER: A	B. Vec	C. THE	D. Ground	
42. The pin of minimum mod	e AD0-AD15 has	address		
A. 16 bit	B. 20 bit	C. 32 bit	D. 4 bit	
ANSWER: B	B. 20 on	C. 32 on	D. + Oit	
43. The pin of minimum mod	e ΔD0- ΔD15 has	data buc		
A. 4 bit	B. 20 bit	C. 16 bit	D. 32 bit	
A. 4 bit ANSWER: C	D. 20 UII	C. 10 UII	D. 34 UII	
44. The address bits are sent of	out on lines through			
- 44 THE MUDIESS BILS ARE SENT (on on times infolion			

A. A16-19	B. A0-17	C. D0-D17	D. C0-C17
ANSWER: A			
45is used to write	e into memory		
A. RD	B. WR	C. RD / WR	D. CLK
ANSWER: B			
46. The functions of Pins from	m 24 to 31 depend on t	he mode in which	
A. 8085	B. 8086	C. 80835	D. 80845
ANSWER: B			
47. The RD, WR, M/IO is the	e heart of control for a	mode	
	maximum C. con	npatibility mode	D. control mode
ANSWER: A			
48. In a minimum mode there			
<u>e</u>	B. double	C. multiple	D. triple
ANSWER: A			
49. If MN/MX is low the 808	36 operates in	mode	
	B. Maximum	C. both (A) and (B)	D. medium
ANSWER: B			
50. In max mode, control bus			form
A. decoded	B. encoded	C. shared	D. unshared
ANSWER: B			
51. Thebus controller de			_
A. internal	B. data	C. external	D. address
ANSWER: C			
52. AInstruction at the	e end of interrupt servi	ce program takes the ex	kecution back to the
interrupted program	To the state of th	G 1.	D 11
A. forward	B. return	C. data	D. line
ANSWER: B			ı
53. The main concerns of the	are to o	lefine a flexible set of c	
A. memory interface		B. peripheral interface	e
C. both (A) and (B) .ANSWER: A		D. control interface	
54. Primary function of mem	on interfering is that	the should	he able to read from
and write into register	ory interracing is that	uiesilouid	be able to read from
	P microprocessor	C. dual Processor	D coprocessor
ANSWER: B	b. inicroprocessor	C. duai Fiocessoi	D. coprocessor
55. To perform any operation	e the Mn should ident	ify the	
A. register	B. memory	C. interface	D. system
ANSWER: A	D. memory	C. Interface	D. system
56. The Microprocessor place	es addres	s on the address hijs	
A. 4 bit	B. 8 bit	C. 16 bit	D. 32 bit
ANSWER: C	D. o oit	C. 10 oit	D. 32 oft
57. The Microprocessor place	es 16 hit address on the	add lines from that ad	ldress by
register should be selected	is to our address on the	and mos nom that at	
A. address	B. one	C. two	D. three
ANSWER: B			

58. The of the men			
	B. external decoder	C. address decoder	D. data decoder
ANSWER: A			
59. Microprocessor provides			
	B. MCMW	C. MCMR	D. MCMWR
ANSWER: C			
60. To interface memory with			s of the address bus
must be added to address line			
	B. memory	C. multiple	D. triple
ANSWER: B			
61. The remaining address lin	ne ofbus is dec	coded to generate chip	select signal
A. data	B. address	C. control bus	D. both (a) and (b)
ANSWER: B			
62signal is generated			
A. control B. mer	mory C. regi	ister D. syst	tem
ANSWER: A			
63. Memory is an integral par	rt of asystem		
A. supercomputer	B. mic D. mai	rocomputer	
C. mini computer	D. mai	inframe computer	
ANSWER: B			
64has certain signal i	requirements write into	and read from its regis	sters
A. memory	B. register	C. both (a) and (b)	D. control
ANSWER: A			
65. Anis used to	fetch one address		
A. internal decoder	B. external decoder	C. encoder	D. register
ANSWER: A			
66. The primary function of	theis t	to accept data from I/P	devices
A. multiprocessor	B. microprocessor	C. peripherals	D. interfaces
ANSWER: B			
67signal prev	ent the microprocessor	from reading the same	data more than one
A. pipelining	B. handshaking	C. controlling	D. signaling
ANSWER: B			
68. Bits in IRR interrupt are			
A. reset	B. set	C. stop	D. start
ANSWER: B			
69generate inte	errupt signal to micropr	ocessor and receive ac	knowledge
A. priority resolver	B. con	trol logic	
C. interrupt request re	egister D. inte	errupt register	
ANSWER: B			
70. Thepin is used	to select direct commar	nd word	
A. A0	B. D7-D6	C. A12	D. AD7-AD6
ANSWER: A			
71. Theis used to c	onnect more microproc	cessor	
A. peripheral device	B. cascade	C. I/O devices	D. control unit
ANSWER: B			

72. CS connect the output of				
A. encoder	B. decoder	C. slave program	D. buffer	
ANSWER: B				
73. In which year, 8086 was	introduced?			
A. 1978	B. 1979	C. 1977	D. 1981	
ANSWER: A				
74. Expansion for HMOS ted	chnology			
A. high level mode or	xygen semiconductor			
B. high level metal or	kygen semiconductor			
	medium oxide semicon			
D. high performance	metal oxide semicondu	ctor		
ANSWER: D				
75. 8086 and 8088 contains_	transistors			
A. 29000	B. 24000	C. 34000	D. 54000	
ANSWER: A				
76. ALE stands for				
A. address latch enab	le	B. address level enabl	e	
C. address leak enable	e	D. address leak extens	sion	
ANSWER: A				
77. What is DEN?				
A. direct enable	B. data entered	C. data enable	D. data encoding	
ANSWER: C	A			
78. In 8086, Example for Nor	n maskable interrupts a	are		
A. TRAP	B. RST6.5	C. INTR	D. RST6.6	
ANSWER: A				
79. In 8086 the overflow flag	is set when			
A. the sum is more th	an 16 bits.			
B. signed numbers go	out of their range after	r an arithmetic operation	on.	
C. carry and sign flags are set.				
D. subtraction				
ANSWER: B				
80. In 8086 microprocessor the following has the highest priority among all type interrupts?				
A. NMI	B. DIV 0	C. TYPE 255	D. OVER FLOW	
ANSWER: A				
81. In 8086 microprocessor one of the following statements is not true?				
81. In 8086 microprocessor of	ne of the following star	tements is not true?		
	_		nterfaced in min mode.	
A. coprocessor is inte	ne of the following star rfaced in max mode. ced in max / min mode	B. coprocessor is in	nterfaced in min mode.	
A. coprocessor is inte	rfaced in max mode.	B. coprocessor is in		
A. coprocessor is inte C. I /O can be interface	rfaced in max mode. ced in max / min mode	B. coprocessor is in		
A. coprocessor is inte C. I/O can be interfact ANSWER: B	rfaced in max mode. ced in max / min mode	B. coprocessor is in		
A. coprocessor is inte C. I/O can be interfact ANSWER: B 82. Address line for TRAP is	rfaced in max mode. ced in max / min mode ?	B. coprocessor is in D. supports pipelin	ing	
A. coprocessor is inte C. I/O can be interfact ANSWER: B 82. Address line for TRAP is A. 0023H ANSWER: B	rfaced in max mode. ced in max / min mode ? B. 0024H	B. coprocessor is in D. supports pipelin	ing	
A. coprocessor is inte C. I/O can be interfact ANSWER: B 82. Address line for TRAP is A. 0023H	rfaced in max mode. ced in max / min mode ? B. 0024H	B. coprocessor is in D. supports pipelin	ing	

84. The First Microprocessor	was		
A. Intel 4004 ANSWER: A	B. 8080	C. 8085	D. 4008
85. Status register is also call	ed as		
A. accumulator	B. stack	C. counter	D. flags
ANSWER: D			C
86. Which of the following is	not a basic el	ement within the microproce	essor?
A. Microcontroller		B. Arithmetic logic unit (A	ALU)
C. Register array		D. Control unit	
Ans.: A			
87. Which method bypasses t	he CPU for ce	ertain types of data transfer?	
A. Software interrup	ts	B. Interrupt-driven I/O	
C. Polled I/O		D. Direct memory access ((DMA)
Ans.: D			
88. Which bus is bidirectiona	1?		
A. Address bus		B. Control bus	
C. Data bus		D. None of the above	
Ans.: C			
89. The first microprocessor	had a(n)		
A. 1 – bit data bus		B. 2 – bit data bus	
C. $4 - bit data bus$		D. 8 – bit data bus	
Ans.: C			
90. Which microprocessor ha	s multiplexed	data and address lines?	
A. 8086	B. 80286	C. 80386	D. Pentium
Ans.: A			
91. Which is not an operand?			
A. Variable	B. Register	C. Memory location	on D. Assembler
Ans.: D			
92. Which is not part of the e	xecution unit	(EU)?	
A. Arithmetic logic un	nit (ALU)	B. Clock	
C. General registers		D. Flags	
Ans.: B			
93. A 20-bit address bus can	locate	·	
A. 1,048,576 location	S	B. 2,097,152 locati	ions
C. 4,194,304 location	S	D. 8,388,608 locati	ions
Ans.: A			
94. Which of the following is	not an arithm	etic instruction?	
A. INC (increment)		B. CMP (compare))
C. DEC (decrement)		D. ROL (rotate left	t)
Ans.: D			

95. During a read operation the	ne CPU fetches	S		
 A. a program instructi 	on	B. another address		
C. data itself		D. all of the above		
Ans.: D				
96. Which of the following is	not an 8086/80	088 general-purpose register?	•	
A. Code segment (CS)		B. Data segment (DS)		
C. Stack segment (SS)	D. Address segment (AS)		
Ans.: D				
97. A 20-bit address bus allow	ws access to a n	nemory of capacity		
A. 1 MB	B. 2 MB	C. 4 MB	D. 8 MB	
Ans.: A				
98. Which microprocessor ac	cepts the progra	am written for 8086 without a	any changes?	
A. 8085	B. 8086	C. 8087	D. 8088	
Ans.: D				
99. Which group of instruction	ons do not affect	t the flags?		
A. Arithmetic operations		B. Logic operations		
C. Data transfer operations		D. Branch operations		
Ans.: C				
100. The result of MOV AL,	65 is to store			
A. store 0100 0010 in Al	L	B. store 42H	in AL	
C. store 40H in AL		D. store 010	0 0001 in AL	
Ans.: D				